Rapid Prototyping of Digital Systems: Quartus® II Edition |
 | Authors: James O. Hamblen, Tyson S. Hall, Michael D. Furman Publisher: Springer Category: Book
List Price: $79.95 Buy New: $64.09 as of 11/21/2009 12:16 EST details You Save: $15.86 (20%)
New (26) Used (16) from $36.86
Seller: Amazon.com Rating: 1 reviews Sales Rank: 439235
Media: Paperback Edition: 1 Pages: 371 Number Of Items: 1 Shipping Weight (lbs): 0.7 Dimensions (in): 9.9 x 7 x 0.7
ISBN: 0387277285 Dewey Decimal Number: 621.395 EAN: 9780387277288 ASIN: 0387277285
Publication Date: September 30, 2005 Availability: Usually ships in 24 hours
|
|
|
Also Available In:
|
|
Accessories:
|
|
Similar Items:
|
|
|
Editorial Reviews:
Product Description
Rapid Prototyping of Digital Systems: Quartus II Edition provides an exciting and challenging laboratory component for undergraduate digital logic and computer design courses using FPGAs and CAD tools for simulation and hardware implementation. The more advanced topics and exercises also make this text useful for upper level courses in digital logic, programmable logic, and embedded systems. This new version of the widely used Rapid Prototyping of Digital Systems, Second Edition, now uses Altera's new Quartus II CAD tool and includes laboratory projects for Altera's UP 2 and the new UP 3 FPGA board. Student laboratory projects provided on the book's CD-ROM include video graphics and text, mouse and keyboard input, and three computer designs. Rapid Prototyping of Digital Systems: Quartus II Edition includes four tutorials on the Altera Quartus II and NIOS II tool environment, an overview of programmable logic, and IP cores with several easy-to-use input and output functions. These features were developed to help students get started quickly. Early design examples use schematic capture and IP cores developed for the Altera UP FPGA boards. VHDL is used for more complex designs after a short introduction to VHDL-based synthesis. New to this edition is an overview of System-on-a-Programmable Chip (SOPC) technology and SOPC design examples for the UP3 using Altera's new NIOS II Processor hardware and C software development tools. A full set of Altera's FPGA CAD tools is included on the book's CD-ROM.
|
|
Customer Reviews: Good for Labs March 8, 2007 B. Juskiewicz (Gales Ferry, CT) 4 out of 5 found this review helpful
This book is completely built around the Labs and has very little understanding of the mechanics. Do not use as anything other than suplimental learning because you will never learn a thing about how a DFF really works or how to build an adder from the gates. If you already understand that, it does work well to guide you through some very intensive designs including programming VGA. DE2 and UP3 board supported for this book. (I used DE2).
|